★
菜单
首页 构建方式 关注列表 技术栈
硬件 芯片芯片对比 服务器与系统网络 内存晶圆代工与封装 散热
设施 数据中心电力 项目云计算与 GPU 算力
智能 AI模型软件 AI产品基准测试 研究论文数据集 概念
生态系统 公司股票 人员时间线 趋势AI 的未来
学习 新闻 数据问答 AI助手
关于 关于我们 方法论 数据与API 免责声明
选项
数据与API

免费只读JSON接口,访问本站缓存数据。

深色模式

引导视图
对芯片、数据中心和模型术语感到陌生?我们在浏览过程中以通俗语言解释关键术语,内置辅助说明,数据内容完全一致。

专业视图
您已熟悉这套体系。这里只呈现数据:简洁、快速、紧凑,无多余说明。这是默认视图。

界面语言
‹ 返回
深度解析 8 分钟阅读 · ← 全部新闻

An B200 begins as quartz sand and ends as 208 billion transistors. The path between is the most precise manufacturing humans do.

Wafers

Silicon is refined to 99.9999999% purity, grown into a single crystal ingot, and sliced into 300 mm wafers polished to atomic flatness. Each wafer will carry dozens of GPU-sized dies — or, for Cerebras, exactly one chip the size of the wafer.

Printing with impossible light

Chips are built layer by layer — dozens of them — by photolithography: coat the wafer with light-sensitive resist, project the circuit pattern, etch, deposit material, repeat. Feature sizes below ~7 nm require EUV light at 13.5 nm wavelength, produced by vaporizing tin droplets with lasers 50,000 times a second and steered by mirrors flat to fractions of an atom. Exactly one company on Earth — ASML — can build these machines, at ~$180M each (High-NA: ~$380M). That monopoly is the deepest chokepoint in this entire database.

Transistors, then wiring

The front end builds the transistors — now 3D fins (FinFET) giving way to gate-all-around nanosheets at 2 nm. The back end wires them with 15+ layers of copper interconnect. Any speck of dust ruins a die, so it all happens in cleanrooms thousands of times cleaner than an operating theater, run by Applied Materials, Lam, TEL and KLA tools.

Yield: the economics hidden in defects

Defects scatter randomly, so the bigger the die, the worse the odds every part of it is perfect. That is why an 814 mm² reticle-limit GPU is expensive — and why the industry moved to chiplets: small dies yield well, and packaging joins them. A wafer takes 3–4 months and thousands of steps; a leading-edge fab costs $20–30B, which is why only TSMC, Samsung and Intel still play.

Package and test

Finished dies are cut out (DISCO saws), stacked with HBM on interposers (CoWoS), tested, binned and mounted. Packaging — once an afterthought — is now a bottleneck chapter of its own: see Advanced Packaging.

The point

Every layer of this process is a monopoly or near-monopoly — one lithography vendor, one dominant foundry, three memory makers, a handful of toolmakers. AI's supply chain is not a market so much as a chain of single points of failure, which is why governments now treat it as strategic terrain (the chip war).

2 旅程下一站 HBM: The Memory That Rations AI HBM is super-fast memory stacked like a tiny sandwich right next to the chip, so the AI can read its own brain fast enough to talk.

更多内容 硅

HT HBM: The Memory That Rations AI 阅读 → Advanced Packaging: The Bottleneck After the Fab 阅读 → What '3 Nanometers' Actually Means 阅读 →