★
메뉴
홈 구축 방식 관심 목록 스택
하드웨어 칩칩 비교 서버 및 시스템네트워킹 메모리파운드리 및 패키징 냉각
시설 데이터 센터전력 프로젝트클라우드 및 GPU 컴퓨팅
인텔리전스 AI 모델소프트웨어 AI 제품벤치마크 연구 논문데이터셋 개념
생태계 기업주식 인물타임라인 트렌드AI의 미래
학습 뉴스 데이터에 질문하기 AI 에이전트
소개 회사 소개 방법론 데이터 및 API 면책 고지
옵션
데이터 및 API

사이트 캐시 데이터에 대한 무료 읽기 전용 JSON 접근.

다크 모드

가이드 보기
칩, 데이터 센터, 모델 용어가 생소하신가요? 브라우징하면서 핵심 용어를 알기 쉽게 설명해 드립니다. 동일한 데이터에 도움말이 내장되어 있습니다.

전문가 보기
스택은 이미 알고 계시죠. 데이터만 제공합니다: 깔끔하고, 빠르고, 간결하게, 불필요한 설명 없이. 이것이 기본 보기입니다.

인터페이스 언어
‹ 뒤로
심층 분석 8 분 분량 · ← 전체 해설

An B200 begins as quartz sand and ends as 208 billion transistors. The path between is the most precise manufacturing humans do.

Wafers

Silicon is refined to 99.9999999% purity, grown into a single crystal ingot, and sliced into 300 mm wafers polished to atomic flatness. Each wafer will carry dozens of GPU-sized dies — or, for Cerebras, exactly one chip the size of the wafer.

Printing with impossible light

Chips are built layer by layer — dozens of them — by photolithography: coat the wafer with light-sensitive resist, project the circuit pattern, etch, deposit material, repeat. Feature sizes below ~7 nm require EUV light at 13.5 nm wavelength, produced by vaporizing tin droplets with lasers 50,000 times a second and steered by mirrors flat to fractions of an atom. Exactly one company on Earth — ASML — can build these machines, at ~$180M each (High-NA: ~$380M). That monopoly is the deepest chokepoint in this entire database.

Transistors, then wiring

The front end builds the transistors — now 3D fins (FinFET) giving way to gate-all-around nanosheets at 2 nm. The back end wires them with 15+ layers of copper interconnect. Any speck of dust ruins a die, so it all happens in cleanrooms thousands of times cleaner than an operating theater, run by Applied Materials, Lam, TEL and KLA tools.

Yield: the economics hidden in defects

Defects scatter randomly, so the bigger the die, the worse the odds every part of it is perfect. That is why an 814 mm² reticle-limit GPU is expensive — and why the industry moved to chiplets: small dies yield well, and packaging joins them. A wafer takes 3–4 months and thousands of steps; a leading-edge fab costs $20–30B, which is why only TSMC, Samsung and Intel still play.

Package and test

Finished dies are cut out (DISCO saws), stacked with HBM on interposers (CoWoS), tested, binned and mounted. Packaging — once an afterthought — is now a bottleneck chapter of its own: see Advanced Packaging.

The point

Every layer of this process is a monopoly or near-monopoly — one lithography vendor, one dominant foundry, three memory makers, a handful of toolmakers. AI's supply chain is not a market so much as a chain of single points of failure, which is why governments now treat it as strategic terrain (the chip war).

2 다음 여정으로 HBM: The Memory That Rations AI HBM is super-fast memory stacked like a tiny sandwich right next to the chip, so the AI can read its own brain fast enough to talk.

더 보기 실리콘

HT HBM: The Memory That Rations AI 읽기 → Advanced Packaging: The Bottleneck After the Fab 읽기 → What '3 Nanometers' Actually Means 읽기 →