★
Menu
Home How It's Built Watchlist The Stack
Hardware ChipsCompare Chips Servers & SystemsNetworking MemoryFoundries & Packaging Cooling
Facilities Data CentersPower ProjectsCloud & GPU Compute
Intelligence AI ModelsSoftware AI ProductsBenchmarks Research PapersDatasets Concepts
Ecosystem CompaniesStocks PeopleTimeline TrendsFuture of AI
Learn News Ask the Data AI Agents
About About us Methodology Data & API Disclaimer
Options
DATA & API

Free read-only JSON access to the site's cached data.

Dark mode

Guided View
New to chips, data centers and model jargon? We explain key terms as you browse, in plain English. Same data, with the help built in.

Expert View
You already know the stack. Just the data: clean, fast and compact, with no extra explanations. This is the default view.

Interface language
‹ Back
Home › Technologies › UALink

UALink

Technology Networking

The open scale-up standard: everyone-but-NVIDIA's answer to NVLink.

You're looking at a technology record: a building block of AI hardware — what it does, who makes it, and which chips and systems use it.

UALink 1.0 (April 2025) defines a 200 Gb/s-per-lane, memory-semantic fabric connecting up to 1,024 accelerators in one pod — the standard AMD's Helios racks adopt and Apple, AWS, Google, Intel, Meta and Microsoft back. Its success or failure decides whether rack-scale computing stays proprietary.

How this connects to the rest of the stack

This record's links at a glance — click a group to jump to it.

Competes with

Sources

UALink Consortium ↗

Record reviewed as of 2026-01-15 — see Methodology.