★
Menu
Home How It's Built Watchlist The Stack
Hardware ChipsCompare Chips Servers & SystemsNetworking MemoryFoundries & Packaging Cooling
Facilities Data CentersPower ProjectsCloud & GPU Compute
Intelligence AI ModelsSoftware AI ProductsBenchmarks Research PapersDatasets Concepts
Ecosystem CompaniesStocks PeopleTimeline TrendsFuture of AI
Learn News Ask the Data AI Agents
About About us Methodology Data & API Disclaimer
Options
DATA & API

Free read-only JSON access to the site's cached data.

Dark mode

Guided View
New to chips, data centers and model jargon? We explain key terms as you browse, in plain English. Same data, with the help built in.

Expert View
You already know the stack. Just the data: clean, fast and compact, with no extra explanations. This is the default view.

Interface language
‹ Back
Home › Technologies › HBM4

HBM4

Technology Memory

2026's generation: a 2,048-bit interface and logic-die base from the foundries.

You're looking at a technology record: a building block of AI hardware — what it does, who makes it, and which chips and systems use it.

HBM4 doubles the interface width to 2,048 bits, targets ~2 TB/s per stack, and for the first time uses foundry-made logic base dies (SK hynix partnering with TSMC) — blurring the memory/logic boundary. It feeds Rubin and MI400 in 2026; vendors shipped first samples in 2025 and describe demand as sold out well ahead.

How this connects to the rest of the stack

This record's links at a glance — click a group to jump to it.

Successor to

Sources

JEDEC HBM4 standard news ↗

Record reviewed as of 2026-01-15 — see Methodology.