★
Menu
Home How It's Built Watchlist The Stack
Hardware ChipsCompare Chips Servers & SystemsNetworking MemoryFoundries & Packaging Cooling
Facilities Data CentersPower ProjectsCloud & GPU Compute
Intelligence AI ModelsSoftware AI ProductsBenchmarks Research PapersDatasets Concepts
Ecosystem CompaniesStocks PeopleTimeline TrendsFuture of AI
Learn News Ask the Data AI Agents
About About us Methodology Data & API Disclaimer
Options
DATA & API

Free read-only JSON access to the site's cached data.

Dark mode

Guided View
New to chips, data centers and model jargon? We explain key terms as you browse, in plain English. Same data, with the help built in.

Expert View
You already know the stack. Just the data: clean, fast and compact, with no extra explanations. This is the default view.

Interface language
‹ Back
Home › Technologies › SoIC (3D Stacking)

SoIC (3D Stacking)

Technology Packaging

TSMC's die-on-die hybrid bonding — true 3D chips.

You're looking at a technology record: a building block of AI hardware — what it does, who makes it, and which chips and systems use it.

System-on-Integrated-Chips bonds dies face-to-face with copper pads at micron pitch — no bumps, near-monolithic density. AMD's MI300 builds compute dies atop base dies with it; future HBM base dies and Rubin-era designs expand it. Besi and Applied Materials supply the bonding tools.

How this connects to the rest of the stack

This record's links at a glance — click a group to jump to it.

Maintained by

Sources

TSMC 3DFabric ↗

Record reviewed as of 2026-01-15 — see Methodology.