★
Menu
Home How It's Built Watchlist The Stack
Hardware ChipsCompare Chips Servers & SystemsNetworking MemoryFoundries & Packaging Cooling
Facilities Data CentersPower ProjectsCloud & GPU Compute
Intelligence AI ModelsSoftware AI ProductsBenchmarks Research PapersDatasets Concepts
Ecosystem CompaniesStocks PeopleTimeline TrendsFuture of AI
Learn News Ask the Data AI Agents
About About us Methodology Data & API Disclaimer
Options
DATA & API

Free read-only JSON access to the site's cached data.

Dark mode

Guided View
New to chips, data centers and model jargon? We explain key terms as you browse, in plain English. Same data, with the help built in.

Expert View
You already know the stack. Just the data: clean, fast and compact, with no extra explanations. This is the default view.

Interface language
‹ Back
Home › Technologies › PCI Express

PCI Express

Technology Networking

The universal socket: how accelerators, NICs and CPUs meet.

You're looking at a technology record: a building block of AI hardware — what it does, who makes it, and which chips and systems use it.

PCIe 5.0 (32 GT/s per lane) hosts today's accelerator cards and 400G NICs; PCIe 6.0 doubles that with PAM4 signaling and arrives with the 2026 platform generation. Retimer chips (Astera, Broadcom) stretch its reach across big chassis.

How this connects to the rest of the stack

Related · 2 PCI Express

This record's links at a glance — click a group to jump to it.

Related

Sources

PCI-SIG ↗

Record reviewed as of 2026-01-15 — see Methodology.