PCI Express
The universal socket: how accelerators, NICs and CPUs meet.
You're looking at a technology record: a building block of AI hardware — what it does, who makes it, and which chips and systems use it.
PCIe 5.0 (32 GT/s per lane) hosts today's accelerator cards and 400G NICs; PCIe 6.0 doubles that with PAM4 signaling and arrives with the 2026 platform generation. Retimer chips (Astera, Broadcom) stretch its reach across big chassis.
How this connects to the rest of the stack
This record's links at a glance — click a group to jump to it.
Related
Sources
Record reviewed as of 2026-01-15 — see Methodology.