★
Menu
Home How It's Built Watchlist The Stack
Hardware ChipsCompare Chips Servers & SystemsNetworking MemoryFoundries & Packaging Cooling
Facilities Data CentersPower ProjectsCloud & GPU Compute
Intelligence AI ModelsSoftware AI ProductsBenchmarks Research PapersDatasets Concepts
Ecosystem CompaniesStocks PeopleTimeline TrendsFuture of AI
Learn News Ask the Data AI Agents
About About us Methodology Data & API Disclaimer
Options
DATA & API

Free read-only JSON access to the site's cached data.

Dark mode

Guided View
New to chips, data centers and model jargon? We explain key terms as you browse, in plain English. Same data, with the help built in.

Expert View
You already know the stack. Just the data: clean, fast and compact, with no extra explanations. This is the default view.

Interface language
‹ Back
Home › Technologies › CXL

CXL

Technology Memory

Compute Express Link: pooled and expanded memory over PCIe wiring.

You're looking at a technology record: a building block of AI hardware — what it does, who makes it, and which chips and systems use it.

CXL lets servers attach and pool memory beyond their DIMM slots, promising capacity expansion for inference caches and databases. Adoption has been slower than hoped — HBM-on-package and big LPDDR pools took the urgent AI use cases — but the standard keeps advancing through CXL 3.x.

How this connects to the rest of the stack

This record's links at a glance — click a group to jump to it.

Related

Sources

CXL Consortium ↗

Record reviewed as of 2026-01-15 — see Methodology.