★
Menu
Home How It's Built Watchlist The Stack
Hardware ChipsCompare Chips Servers & SystemsNetworking MemoryFoundries & Packaging Cooling
Facilities Data CentersPower ProjectsCloud & GPU Compute
Intelligence AI ModelsSoftware AI ProductsBenchmarks Research PapersDatasets Concepts
Ecosystem CompaniesStocks PeopleTimeline TrendsFuture of AI
Learn News Ask the Data AI Agents
About About us Methodology Data & API Disclaimer
Options
DATA & API

Free read-only JSON access to the site's cached data.

Dark mode

Guided View
New to chips, data centers and model jargon? We explain key terms as you browse, in plain English. Same data, with the help built in.

Expert View
You already know the stack. Just the data: clean, fast and compact, with no extra explanations. This is the default view.

Interface language
‹ Back
Home › Concepts › Quantization

Quantization

Concept Training & Inference

Fewer bits per weight: how models shrink to fit real hardware.

You're looking at a concept explainer: what this term means in plain English, and the records it ties together.

Quantization stores weights and activations in fewer bits — 8, 4, even fewer — trading a sliver of accuracy for big memory and speed gains. It is why a 70B model runs on a laptop (GGUF 4-bit), and why hardware generations chase ever-lower precisions: Hopper's FP8 and Blackwell's FP4 are quantization cast in silicon.

How this connects to the rest of the stack

Related · 4 Quantization

This record's links at a glance — click a group to jump to it.

Sources

GPTQ paper ↗

Record reviewed as of 2026-01-15 — see Methodology.