★
Menu
Home How It's Built Watchlist The Stack
Hardware ChipsCompare Chips Servers & SystemsNetworking MemoryFoundries & Packaging Cooling
Facilities Data CentersPower ProjectsCloud & GPU Compute
Intelligence AI ModelsSoftware AI ProductsBenchmarks Research PapersDatasets Concepts
Ecosystem CompaniesStocks PeopleTimeline TrendsFuture of AI
Learn News Ask the Data AI Agents
About About us Methodology Data & API Disclaimer
Options
DATA & API

Free read-only JSON access to the site's cached data.

Dark mode

Guided View
New to chips, data centers and model jargon? We explain key terms as you browse, in plain English. Same data, with the help built in.

Expert View
You already know the stack. Just the data: clean, fast and compact, with no extra explanations. This is the default view.

Interface language
‹ Back
Home › Chips › AMD EPYC 9005 (Turin)

AMD EPYC 9005 (Turin)

Chip CPU Shipping

The 192-core x86 host CPU under a large share of the world's GPU nodes.

You're looking at a chip record: what this processor is, its key specs, who designs, manufactures and supplies its parts, and where it gets used.

Fifth-generation EPYC scales to 192 Zen 5c cores and 12-channel DDR5. In AI clusters its job is host duty — feeding accelerators, running dataloaders and storage stacks — where AMD's core counts and PCIe 5.0 lane counts made it the default choice for many H100/MI300 platforms.

Specifications & key facts

Each figure is labeled by basis: vendor spec, vendor claim, reported, estimate, or official. "Not publicly disclosed" means exactly that — we never invent values.

Overview

Designer AMD
Cores up to 192 (Zen 5c) / 128 (Zen 5)Vendor spec
Launched October 2024

Physical

I/O 128–160 PCIe 5.0 lanes; 12-channel DDR5-6400Vendor spec

How this connects to the rest of the stack

This record's links at a glance — click a group to jump to it.

Designed by

AMD

Manufactured by

Competes with

Sources

AMD EPYC 9005 launch ↗

Record reviewed as of 2026-01-15 — see Methodology.